# Dronacharya Group of Institutions, Greater Noida Computer Science and Engineering Department 

## Question Bank

Subject: Digital Logic Design
Branch: CSE $3^{\text {rd }}$ Semester

## Unit I

1. Convert the following number with indicated bases to decimal $[4 \times 2=8]$
i) $\left(\begin{array}{lllll}0 & 1 & 1 & 1\end{array}\right) 2=$ ii. $($ A 3 B $) 16=$ iii. $(237) 8=$ iv. $(43) 5=$
2. Obtain the 1's and 2's complements of the following binary numbers [ $4 \times 2=8]$
i. $11101010=$ ii. $01111110=$ iii. $10000000=$ iv. $00000000=$
3. Convert the following numbers. $[4 \times=8]$ i. $(53) 10=() 2$ ii. $(231) 4=() 10$ iii. $\left(\begin{array}{lllll}1 & 1 & 1 & 1 & 0\end{array}\right) 2=$ () 8
iv. (4D.56) $16=() 2$
4. Add and subtract in binary $[4 \times=8]$ i. 1111 and 1010 ii. 110110 and 11101 iii. 1001 00 and 10
110 iv. 1101001 and 11011
5. Perform the following binary multiplication operations i. $100010 \times 001010=$ ii. $001100 \times$ $011001=$ iii. $000100 \times 010101=$
6. Write the one's and two's complements of the following example. i. 0011001 ii. 1110011 iii. 111111
7. Find the decimal equivalent of the following two's complement numbers. i. 11111 ii. 10001 iii. 01010 iv. 10011 v. 10101
8. Explain about error Detecting code with example.

## Unit II

1. Simplify each of the following expressions i. $\mathrm{ABCD}+\mathrm{ABCD}+\mathrm{CD}$ ii. $(\mathrm{A}+\mathrm{B})(\mathrm{A}+\mathrm{B}+\mathrm{D})$ ( $\mathrm{B}+\mathrm{C}+\mathrm{D}$ )
2. Explain about positive and Negative logic in binary signals.
3. State and explain the Duality principle with example.
4. Given the Boolean function $F=x y z+x y z+w x y+w x y+w x y$ i. Obtain the truth table of the function ii.

Draw the logic diagram using the original Boolean expression iii. Simplify the function to a minimum number
of literals using Booleanalgebra.
5. Implement the following Boolean function using AND, OR and inverter gates. $\mathrm{F}=\mathrm{xy}+\mathrm{xy}+$ y z.
6. Using the rules of boolean algebra, simplify the expressions that follow to the fewest total number of literals i. f
$=\mathrm{AB}+\mathrm{ABC}+\mathrm{ACD}$ ii. $\mathrm{f}=\mathrm{B}+\mathrm{AD}+\mathrm{BC}+[\mathrm{B}+\mathrm{A}(\mathrm{C}+\mathrm{D})] 1$
7. Simplify the following Boolean expression to a minimum number of literals.
i. $F=(B C+A D)(A B+C D)$ ii. $F=W Y Z+X Y+X Z+Y Z$
8. Express the following function in sum of minterms and product of maxterms.F(A, B, C, D) $=$ B D + A D + BD
9. Implement the following Boolean function with NAND gates $\mathrm{F}(\mathrm{x}, \mathrm{y}, \mathrm{z})=_{-}(1,2,3,4,5,7)$.
10. Simplify the following Boolean function using four-variable map. $F(w, x, y, z)={ }_{-}(1,3,7$, $11,15)+\mathrm{d}(0,2,5)$.
11. Find all the prime implicatiants for the following Boolean functions and determine which are essential.
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})={ }_{-}(0,2,3,5,7,8,10,11,14,15)$
12. (a) Sum of product and (b) Product of sum expressions for the function given below F (A, B
, $\mathrm{C}, \mathrm{D})=\_(0,1,2,5,8,9,10)$

## UNIT - III

1. Implement a Boolean function $F(x, y, z)={ }_{-}(2,4,6)$ with a Multiplexer.
2. Explain about Tri - State gates in digital systems.
3. What is meant by encoder?
4. Design a 4 - input priority encoder.
5. Explain carry propagation in parallel adder with a neat diagram.
6. What is a decoder? Construct a $4 \times 16$ decoder with two $3 \times 8$ decoders.
7. Design a code converter that converts BCD to excess -3 code.
8. Design a D-type positive edge triggered flip flop.Also show the operation of the sequential circuit when $\mathrm{CP}=1$.
9. What is a flip flop.Design basic flip flop circuit with NAND gates.
10. Design a 4-bit register with parallel load using D flip flops
11. A sequential circuit has four flip flops A, B, C, D and an input x. State equations are as follows $\mathrm{A}(\mathrm{t}+1)=(\mathrm{CD} 1+$
C1D) $\mathrm{x}+(\mathrm{CD}+\mathrm{C} 1 \mathrm{D} 1) \mathrm{x} 1$
$\mathrm{B}(\mathrm{t}+1)=\mathrm{A}$
$\mathrm{C}(\mathrm{t}+1)=\mathrm{B}$
$\mathrm{D}(\mathrm{t}+1)=\mathrm{C}$
12. Obtain the sequence of states when $x=1$, starting from state $\mathrm{ABCD}=0001$ and when $\mathrm{x}=0$, starting from state
$\mathrm{ABCD}=0001$.Also draw the state diagram.
13. Design a clocked JK flip flop.
14. Define a latch and a flip flop. Mention the similarities and differences between them
15. Define the following terms related to filp-flops. set-up time hold time propagation delay preset and clear.
16. Distinguish between combinational logic and sequential logic.
17. Draw the circuit diagram of clocked D- flip-flop with NAND gates and explain its operation using truth table.
Give its timing diagram.
18. A Sequential circuit with two $D$ flip-flops $A$ and $B$, two inputs $x$ and $y$ and one output $z$ is specified by the
following next-state and output equation. $\mathrm{A}(\mathrm{t}+1)=\mathrm{xy}+\mathrm{xA} \mathrm{z}=\mathrm{BB}(\mathrm{t}+1)=\mathrm{xB}+\mathrm{xA}$
i)Draw the logic diagram of the circuit. ii)List the state table for the sequential circuit. iii)Draw the
corresponding state diagram.

## UNIT - IV

1. What is a shift register. Draw the block diagram and timing diagram of a shift register that shows the serial
transfer of information from register A to register B.
2. Define a ripple counter. Design a BCD ripple counter
3. Design a counter with the following repeated binary sequence: $0,1,2,3,4,5$ using D - flip flops.
4. Distinguish between synchronous and asynchronous counters.
5. Write the HDL structural description of the 4- bit binary counter with parallel load.
6. Design a 4-bit ring counter using D- flip flops and draw the circuit diagram and timing diagrams.
7. Draw and explain 4-bit universal shift register.
8. Explain different types of shift registers.
9. Design a 4-bit ring counter using T- flip flops and draw the circuit diagram and timing diagrams.
10. Draw the block diagram and explain the operation of serial transfer between two shift registers and draw its
timing diagram.
11. Design a 4-bit Johnson counter using T- flip flops and draw the circuit diagram and timing diagrams
12. Design a modulo -3 up/down synchronous counter using T- flip flops and draw the circuit diagram.
13. Write about the HDL behavioral description of a 4-bit shift register

## UNIT - V

1. A combinational circuit is defined by the functions
2. $\mathrm{F} 1(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\Sigma(3,5,6,7), \mathrm{F} 2(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\Sigma(0,2,4,7)$ Explain in detail sequential programmable devices
Implement the circuit with a PLA having 3 inputs, four product terms and two outputs
3. Explain in detail hazards in combinational networks.
4. Explain: a) Sequential programmable devices b) RAM and ROM
5. Give the HDL code for a memory read, write operations if the memory size is 64 words of 4 bits each. Also
explain the code.
6. Tabulate the PLA programming table for the four Boolean functions: $\mathrm{A}(\mathrm{x}, \mathrm{y}, \mathrm{z})=_{-}(1,2,4,6)$
$\mathrm{B}(\mathrm{x}, \mathrm{y}, \mathrm{z})=$ _ $(0,1,6,7)$
$\mathrm{C}(\mathrm{x}, \mathrm{y}, \mathrm{z}))_{-}(2,6)$
$\mathrm{D}(\mathrm{x}, \mathrm{y}, \mathrm{z})=$ _ $(1,2,3,5,7)$
7. Minimize the number of product terms and also show the internal logic in the PLA structure.
8. Draw and explain the block diagram of PAL.
9. Implement the following Boolean functions using PAL. $w(A, B, C, D)=\ldots m(0,2,6,7,8,9,12,13)$
x (A,B,C,D)
$=\_m(0,2,6,7,8,9,12,13,14)$ y $(A, B, C, D)=\_m(2,3,8,9,10,12,13) z(A, B, C, D)=$ $\mathrm{m}(1,3,4,6,9,12,14)$.
10. Explain the construction of a basic memory cell and also explain with diagram the construction of a $4 * 4$ RAM
11. Given a $32 * 8$ ROM chip with an enable input, show the external connections
12. Explain the block diagram of a memory unit. Explain the read and write operation a RAM can perform
13. List the PAL programming table and draw the PAL structure for the BCD-toexcess-3-code converter.
14. Explain about error detection and correction with example.
15. Explain: a)Hazards in combinational networks.
i. b) HDL for registers and counters
16. Explain: a) race-free state assignment hazards. i. b) PLA
17. Reduce the number of states in the state table listed below. Use an implication table Present state Next state
Output
$\mathrm{x}=0 \mathrm{x}=1 \mathrm{x}=0 \mathrm{x}=1$
afbo 0
bdc 00
c feo 0
dgat 0
edc 00
ffbll
ggh 01
hga 10
18. Give the implementation procedure for a SR Latch using NOR gates.
19. Implement the circuit defined above with a NOR SR latch. Repeat with a NAND SR latch.
20. Describe the operation of the SR Latch using NAND gate with the help of truth table, transition table and the circuit.
21. Explain the operation and use of De bounce circuit.
22. Explain the difference between asynchronous and synchronous sequential circuits.
a. Define fundamental-mode operation.
b. Explain the difference between stable and unstable states.
c. What is the difference between an internal state and a total state.
23. Explain critical and noncritical races with the help of example
24. Write about Hazards in sequential circuits.
