Home
HOD's Desk
Faculty
Syllabus
Academic Calendar
Learning Process
Time Table
Subject Information
Lab Manuals
Events & Seminars
Achievers
Results
Higher Studies
Placements
Glimpse of Department
Paper Presentation
Paper Publication
PEOs and POs
Photo Gallery
Search
www
college site
Home
Subject Information
Subject Information
III Sem
Digital Logic Design
UNIT 1
Digital Design and Binary Numbers
PDF :
863 KB
The Map Method
PDF :
307 KB
UNIT 2
Combinational LogicCombinational Logic
PDF :
863 KB
UNIT 3
Memory and Programmable Logic Devices
PDF :
863 KB
UNIT 4
Synchronous Sequential LogicSynchronous Logic
PDF :
863 KB
UNIT 5
Asynchronous Sequential Logic
PDF :
863 KB
site designed and developed by
Xentaqsys Technologies
Website optimised for Internet Explorer 5.0 above and 1024 *768 monitor resolution
© 2006-09 Dronacharya College of Engineering, All rights reserved