


**Analysis of clocked sequential circuits,
state reduction and assignments &
design procedure
Lecture 2**


★ Dronacharya Group of Institutions

Sequential Circuits

★ Asynchronous




★ Synchronous




Flip-Flops

★ Master-Slave *D* Flip-Flop




Flip-Flop Characteristic Tables



D	$Q(t+1)$
0	0
1	1

Reset

Set




J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

No change

Reset

Set

Toggle




T	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$

No change

Toggle




Flip-Flop Characteristic Equations




D	$Q(t+1)$
0	0
1	1

$$Q(t+1) = D$$



J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

$$Q(t+1) = JQ' + K'Q$$




T	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$

$$Q(t+1) = T \oplus Q$$

Flip-Flop Characteristic Equations


★ Analysis / Derivation



J	K	$Q(t)$	$Q(t+1)$	
0	0	0	0	} No change
0	0	1	1	
0	1	0		} Reset
0	1	1		
1	0	0		} Set
1	0	1		
1	1	0		} Toggle
1	1	1		

Flip-Flop Characteristic Equations


★ Analysis / Derivation



J	K	$Q(t)$	$Q(t+1)$	
0	0	0	0	} No change
0	0	1	1	
0	1	0	0	} Reset
0	1	1	0	
1	0	0		} Set
1	0	1		
1	1	0		} Toggle
1	1	1		

Flip-Flop Characteristic Equations


★ Analysis / Derivation



J	K	$Q(t)$	$Q(t+1)$	
0	0	0	0	} No change
0	0	1	1	
0	1	0	0	} Reset
0	1	1	0	
1	0	0	1	} Set
1	0	1	1	
1	1	0		} Toggle
1	1	1		

Flip-Flop Characteristic Equations


★ Analysis / Derivation



J	K	$Q(t)$	$Q(t+1)$	
0	0	0	0	} No change
0	0	1	1	
0	1	0	0	} Reset
0	1	1	0	
1	0	0	1	} Set
1	0	1	1	
1	1	0	1	} Toggle
1	1	1	0	

Flip-Flop Characteristic Equations

★ Analysis / Derivation




J	K	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

		K	
J	0	1	0
	1	1	0
		Q	
		0	1

$$Q(t+1) = JQ' + K'Q$$

Flip-Flops with Direct Inputs


★ Asynchronous Reset



R'	D	CLK	$Q(t+1)$
0	x	x	0

Flip-Flops with Direct Inputs


★ Asynchronous Reset



R'	D	CLK	$Q(t+1)$
0	x	x	0
1	0	↑	0
1	1	↑	1

Flip-Flops with Direct Inputs


★ Asynchronous Preset and Clear



PR'	CLR'	D	CLK	$Q(t+1)$
1	0	x	x	0

Flip-Flops with Direct Inputs


★ Asynchronous Preset and Clear



PR'	CLR'	D	CLK	$Q(t+1)$
1	0	x	x	0
0	1	x	x	1

Flip-Flops with Direct Inputs

★ Asynchronous Preset and Clear



PR'	CLR'	D	CLK	$Q(t+1)$
1	0	x	x	0
0	1	x	x	1
1	1	0	↑	0
1	1	1	↑	1


Analysis of Clocked Sequential Circuits

★ The State

- State = Values of all Flip-Flops

Example

$A \ B = 0 \ 0$




Analysis of Clocked Sequential Circuits

★ State Equations

$$\begin{aligned} A(t+1) &= D_A \\ &= A(t)x(t) + B(t)x(t) \\ &= Ax + Bx \end{aligned}$$

$$\begin{aligned} B(t+1) &= D_B \\ &= A'(t)x(t) \\ &= A'x \end{aligned}$$



$$\begin{aligned} y(t) &= [A(t) + B(t)]x'(t) \\ &= (A + B)x' \end{aligned}$$



Analysis of Clocked Sequential Circuits

★ State Table (Transition Table)

Present State		Input	Next State		Output
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0



$$A(t+1) = Ax + Bx$$

$$B(t+1) = A'x$$

$$y(t) = (A + B)x'$$

Analysis of Clocked Sequential Circuits


★ State Table (Transition Table)

Present State	Next State				Output	
	$x = 0$		$x = 1$		$x = 0$	$x = 1$
$A \ B$	A	B	A	B	y	y
0 0	0	0	0	1	0	0
0 1	0	0	1	1	1	0
1 0	0	0	1	0	1	0
1 1	0	0	1	0	1	0

t

$t+1$

t




$$A(t+1) = A x + B x$$

$$B(t+1) = A' x$$


$$y(t) = (A + B) x'$$

Analysis of Clocked Sequential Circuits

★ State Diagram



Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
A B	A B	A B	y	y
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 0	0 0	1 0	1	0
1 1	0 0	1 0	1	0




Analysis of Clocked Sequential Circuits


★ D Flip-Flops

Example:

Present State	Input		Next State
A	x	y	A
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



$$A(t+1) = D_A = A \oplus x \oplus y$$





Analysis of Clocked Sequential Circuits

★ JK Flip-Flops

Example:

Present State		I/P	Next State		Flip-Flop Inputs			
A	B	x	A	B	J _A	K _A	J _B	K _B
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0




Analysis of Clocked Sequential Circuits

★ T Flip-Flops

Example:

Present State		I/P	Next State		F.F Inputs		O/P
A	B	x	A	B	T _A	T _B	y
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	0	1	0	0	0
0	1	1	1	0	1	1	0
1	0	0	1	0	0	0	0
1	0	1	1	1	0	1	0
1	1	0	1	1	0	0	1
1	1	1	0	0	1	1	1



$$T_A = Bx$$

$$T_B = x$$

$$y = AB$$

$$\begin{aligned} A(t+1) &= T_A Q'_A + T'_A Q_A \\ &= AB' + Ax' + A'Bx \end{aligned}$$

$$\begin{aligned} B(t+1) &= T_B Q'_B + T'_B Q_B \\ &= x \oplus B \end{aligned}$$




Analysis of Clocked Sequential Circuits


★ *T* Flip-Flops

Example:




Present State		I/P	Next State		F.F Inputs		O/P
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>T_A</i>	<i>T_B</i>	<i>y</i>
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	0	1	0	0	0
0	1	1	1	0	1	1	0
1	0	0	1	0	0	0	0
1	0	1	1	1	0	1	0
1	1	0	1	1	0	0	1
1	1	1	0	0	1	1	1



Timing Diagram





Timing Diagram



Design of Clocked Sequential Circuits

★ *Example:*

Detect 3 or more consecutive 1's




State	A	B
S_0	0	0
S_1	0	1
S_2	1	0
S_3	1	1

Design of Clocked Sequential Circuits

★ *Example:*

Detect 3 or more consecutive 1's


Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1



Design of Clocked Sequential Circuits

★ *Example:*

Detect 3 or more consecutive 1's



Present State		Input	Next State		Output
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

Synthesis using *D* Flip-Flops

$$A(t+1) = D_A(A, B, x)$$

$$= \sum (3, 5, 7)$$

$$B(t+1) = D_B(A, B, x)$$

$$= \sum (1, 5, 7)$$

$$y(A, B, x) = \sum (6, 7)$$




Design of Clocked Sequential Circuits with *D* F.F.

★ *Example:*

Detect 3 or more consecutive 1's

Synthesis using *D* Flip-Flops



$$D_A(A, B, x) = \sum (3, 5, 7)$$

$$= Ax + Bx$$

$$D_B(A, B, x) = \sum (1, 5, 7)$$

$$= Ax + B'x$$

$$y(A, B, x) = \sum (6, 7)$$

$$= AB$$

	<i>B</i>			
	0	0	1	0
<i>A</i>	0	1	1	0
	<i>x</i>			


	<i>B</i>			
	0	1	0	0
<i>A</i>	0	1	1	0
	<i>x</i>			

	<i>B</i>			
	0	0	0	0
<i>A</i>	0	0	1	1
	<i>x</i>			

Design of Clocked Sequential Circuits with *D* F.F.

★ *Example:*

Detect 3 or more consecutive 1's




Synthesis using *D* Flip-Flops

$$D_A = A x + B x$$

$$D_B = A x + B' x$$

$$\mathbf{y} = \mathbf{A} \mathbf{B}$$



Flip-Flop Excitation Tables

Present State	Next State	F.F. Input
$Q(t)$	$Q(t+1)$	D
0	0	0
0	1	1
1	0	0
1	1	1

Present State	Next State	F.F. Input	
$Q(t)$	$Q(t+1)$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

0 0 (No change)

0 1 (Reset)

1 0 (Set)

1 1 (Toggle)

0 1 (Reset)

1 1 (Toggle)

0 0 (No change)


1 0 (Set)

$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0

Design of Clocked Sequential Circuits with *JK* F.F.

★ *Example:*

Detect 3 or more consecutive 1's



Present State		Input	Next State		Flip-Flop Inputs			
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>J_A</i>	<i>K_A</i>	<i>J_B</i>	<i>K_B</i>
0	0	0	0	0	0	x	0	x
0	0	1	0	1	0	x	1	x
0	1	0	0	0	0	x	x	1
0	1	1	1	0	1	x	x	1
1	0	0	0	0	x	1	0	x
1	0	1	1	1	x	0	1	x
1	1	0	0	0	x	1	x	1
1	1	1	1	1	x	0	x	0

Synthesis using *JK* F.F.

$$J_A(A, B, x) = \sum (3)$$

$$d_{JA}(A, B, x) = \sum (4, 5, 6, 7)$$

$$K_A(A, B, x) = \sum (4, 6)$$

$$d_{KA}(A, B, x) = \sum (0, 1, 2, 3)$$

$$J_B(A, B, x) = \sum (1, 5)$$

$$d_{JB}(A, B, x) = \sum (2, 3, 6, 7)$$

$$K_B(A, B, x) = \sum (2, 3, 6)$$

$$d_{KB}(A, B, x) = \sum (0, 1, 4, 5)$$

Design of Clocked Sequential Circuits with *JK* F.F.



★ *Example:*

Detect 3 or more consecutive 1's

Synthesis using *JK* Flip-Flops

$$J_A = Bx \quad K_A = x'$$

$$J_B = x \quad K_B = A' + x'$$



	B			
	0	0	1	0
A	x	x	x	x
	x			

	B			
	x	x	x	x
A	1	0	0	1
	x			


	B			
	0	1	x	x
A	0	1	x	x
	x			

	B			
	x	x	1	1
A	x	x	0	1
	x			

Design of Clocked Sequential Circuits with *T* F.F.

★ *Example:*

Detect 3 or more consecutive 1's



Present State		Input	Next State		F.F. Input	
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>T_A</i>	<i>T_B</i>
0	0	0	0	0	0	0
0	0	1	0	1	0	1
0	1	0	0	0	0	1
0	1	1	1	0	1	1
1	0	0	0	0	1	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	1	1	1	0	0

Synthesis using *T* Flip-Flops

$$T_A(A, B, x) = \sum (3, 4, 6)$$

$$T_B(A, B, x) = \sum (1, 2, 3, 5, 6)$$

Design of Clocked Sequential Circuits with *T* F.F.

★ *Example:*

Detect 3 or more consecutive 1's

Synthesis using *T* Flip-Flops

$$T_A = Ax' + A'Bx$$

$$T_B = A'B + B \oplus x$$

	<i>B</i>			
	0	0	1	0
<i>A</i>	1	0	0	1
	<i>x</i>			

	<i>B</i>			
	0	1	1	1
<i>A</i>	0	1	0	1
	<i>x</i>			

