## **Asynchronous Sequential Logic**

#### **LECTURE 3**



### Analysis Procedure

**Dronacharya Group of Institutions** 

- Synchronous Sequential Circuits The change of internal state occurs in response to the synchronized clock pulse.
- Memory elements are clocked flip-flops.
- Asynchronous Sequential Circuits
   The change of internal state occurs when there is a change in the input variables.
   Memory elements are unclocked flip-flops or time-delay elements.

#### Synchronous Sequential Circuits

Timing problems are eliminated by triggering allflip-flops with pulse edge.Higher speed

More economical
 Asynchronous Sequential Circuits

Care must be taken to ensure that each new state is stable even though a feedback path exists.

### Asynchronous Sequential Circuits

When an input variable changes in value, the y secondary variables do not change instantaneously.



Fig. 9-1 Block Diagram of an Asynchronous Sequential Circuit

### Asynchronous Sequential Circuits

In steady-state condition, the y's and the Y's are the same, but during transition they are not.





#### Fundamental mode

Fundamental mode :Only one input variable can change at any one time and the time between two input changes must be longer than the time it takes the circuit to reach a stable state.

#### **Transition Table**



 $Y_1 = xy_1 + x'y_2$ 

 $Y_2 = xy'_1 + x'y_2$ 

#### **Transition Table**

$$Y_1 = xy_1 + x'y_2$$

$$Y_2 = xy'_1 + x'y_2$$



### **Transition Table**

For a state to be stable, the value of *Y* must be the same as that of  $y = y_1y_2$ 





### **Transition Table**

Consider the square for x = 0and y = 00. It is stable.

x changes from 0 to 1.

The circuit changes the value of *Y* to 01. The state is unstable.

The feedback causes a change in y to 01. The circuit reaches stable.



#### **Transition Table**

In general, if a change in the input takes the circuit to an unstable state, y will change until it reaches a stable state.



#### **Flow Table**

#### **Flow Table**



Transition table whose are named by letter syn instead of binary values



### **Flow Table**

It is called primitive flow table because it has only one stable state in each row.





(b) Two states with two inputs and one output

It is a flow table with more than one stable state in the same row.









Race Conditions Noncritical Race: State variables change from 00 to 11. The possible transition could be It

00	11	
00	01	11
00	10	11

It is a noncritical race. The final stable state that the circuit reaches does not depend on the order in which the state variables change.

Two or more binary state variables change value in response to a change in an input variable



(a) Possible transitions:

### **Race Conditions**

*Critical Race:* State variables change from **00** to 11. The possible transition could be

 00
 11

 00
 01
 11

 00
 10
 10

It is a critical race. The final stable state depends on the order in which the state variables change. x = 0



(b) Possible transitions:

### **Race Conditions**

Cycle

When a circuit goes through a unique sequence of unstable states, it is said to have a *cycle*.

It starts with  $y_1 y_2 = 00$ , then input changes from 0 to 1.

The sequence is as follows,





(c) Unstable

### **Stability Consideration**

Column 11 has no stable state. With input  $x_1 x_2 = 11$ , *Y* and *y* are never the same.

This will cause instability.

