#### UNIT-3 Lecture-2 AND, OR, NAND and NOR Gates

### Combinational vs. Sequential Logic





Sequential

Output = f(In)

Output = f(In, Previous In)

## Static Complementary CMOS

Pull-up network (PUN) and pull-down network (PDN)



PUN and PDN are dual logic networks

# NMOS Transistors in Series/Parallel Connection

Transistors can be thought as a switch controlled by its gate signal NMOS switch closes when switch control input is high



NMOS Transistors pass a "strong" 0 but a "weak" 1

#### PMOS Transistors in Series/Parallel Connection PMOS switch closes when switch control input is low



PMOS Transistors pass a "strong" 1 but a "weak" 0

### Threshold Drops



# Complementary CMOS Logic Style

• PUP is the <u>DUAL</u> of PDN (can be shown using DeMorgan's Theorem's)

$$\overline{\overline{A} + B} = \overline{\overline{A}}\overline{\overline{B}}$$
$$\overline{\overline{A}}\overline{\overline{B}} = \overline{\overline{A}} + \overline{\overline{B}}$$

• The complementary gate is inverting



AND = NAND + INV