# Unit 2 MOS Inverters

## DC Response


- DC Response: V<sub>out</sub> vs. V<sub>in</sub> for a gate
- Ex: Inverter

$$-$$
 When  $V_{in} = 0$  ->

$$- When V_{in} = 0 -> V_{out} = V_{DD}$$

$$- When V_{in} = V_{DD} -> V_{out} = 0$$

- In between, V<sub>out</sub> depends on transistor size and current
- By KCL, must settle such that  $I_{dsn} = |I_{dsp}|$
- We could solve equations
- But graphical solution gives more insight




## **Transistor Operation**


- Current depends on region of transistor behavior
- For what V<sub>in</sub> and V<sub>out</sub> are nMOS and pMOS in
  - Cutoff?
  - Linear?
  - Saturation?

#### **I-V Characteristics**


• Make pMOS is wider than nMOS such that  $\beta_n = \beta_p$ 




# Current vs. V<sub>out</sub>, V<sub>in</sub>




- For a given V<sub>in</sub>:
  - Plot I<sub>dsn</sub>, I<sub>dsp</sub> vs. V<sub>out</sub>
  - V<sub>out</sub> must be where |currents| are equal in




•  $V_{in} = 0$ 




•  $V_{in} = 0.2V_{DD}$ 




•  $V_{in} = 0.4V_{DD}$ 




•  $V_{in} = 0.6V_{DD}$ 




•  $V_{in} = 0.8V_{DD}$ 



•  $V_{in} = V_{DD}$ 





# Load Line Summary



#### DC Transfer Curve

• Transcribe points onto V<sub>in</sub> vs. V<sub>out</sub> plot






# **Operating Regions**


Revisit transistor operating regions

Region	nMOS	pMOS
Α	Cutoff	Linear
В	Saturation	Linear
С	Saturation	Saturation
D	Linear	Saturation
Е	Linear	Cutoff




#### **Beta Ratio**

- If  $\beta_p / \beta_n \neq 1$ , switching point will move from  $V_{DD}/2$
- Called skewed gate
- Other gates: collapse into equivalent inverter




## Noise Margins

 How much noise can a gate input see before it does not recognize the input?



# Logic Levels


- To maximize noise margins, select logic levels at
  - unity gain point of DC transfer characteristic




## **Transient Response**

- DC analysis tells us V<sub>out</sub> if V<sub>in</sub> is constant
- Transient analysis tells us V<sub>out</sub>(t) if V<sub>in</sub>(t) changes
  - Requires solving differential equations
- Input is usually considered to be a step or ramp
  - From 0 to V<sub>DD</sub> or vice versa


$$V_{in}(t) = V_{out}(t < t_0) = \frac{dV_{out}(t)}{dt} = \frac{dV_{out}(t)}{dt}$$




$$\begin{aligned} & V_{in}(t) = u(t - t_0)V_{DD} \\ & V_{out}(t < t_0) = \\ & \frac{dV_{out}(t)}{dt} = \end{aligned}$$



$$\begin{aligned} & V_{in}(t) = u(t - t_0)V_{DD} \\ & V_{out}(t < t_0) = V_{DD} \\ & \frac{dV_{out}(t)}{dt} = \end{aligned}$$



$$\begin{aligned} V_{in}(t) &= u(t - t_0)V_{DD} \\ V_{out}(t < t_0) &= V_{DD} \\ \frac{dV_{out}(t)}{dt} &= -\frac{I_{dsn}(t)}{C_{load}} \end{aligned}$$



$$I_{dsn}(t) = \begin{cases} t \leq t_0 \\ V_{out} > V_{DD} - V_t \\ V_{out} < V_{DD} - V_t \end{cases}$$

$$\begin{aligned} V_{in}(t) &= u(t - t_0) V_{DD} \\ V_{out}(t < t_0) &= V_{DD} \\ \frac{dV_{out}(t)}{dt} &= -\frac{I_{dsn}(t)}{C_{load}} \\ 0 & t \le t_0 \\ I_{dsn}(t) &= \begin{cases} \frac{\beta}{2} (V_{DD} - V)^2 & V_{out} > V_{DD} - V_t \\ \beta \left(V_{DD} - V_t - \frac{V_{out}(t)}{2}\right) V_{out}(t) & V_{out} < V_{DD} - V_t \end{cases} \end{aligned}$$

$$V_{in}(t) = u(t - t_0)V_{DD}$$

$$V_{out}(t < t_0) = V_{DD}$$

$$\frac{dV_{out}(t)}{dt} = -\frac{I_{dsn}(t)}{C_{load}}$$

$$I_{dsn}(t) = \begin{cases} 0 & t \le t_0 \\ \frac{\beta}{2}(V_{DD} - V)^2 & V_{out} > V_{DD} - V_t \\ \beta(V_{DD} - V_t - \frac{V_{out}(t)}{2})V_{out}(t) & V_{out} < V_{DD} - V_t \end{cases}$$

$$V_{in}(t)$$

$$V_{out}(t)$$

$$V_{out}(t)$$

$$V_{out}(t)$$

# **Delay Definitions**

- t<sub>pdr</sub>: rising propagation delay
  - From input to rising output crossing  $V_{DD}/2$
- **t**<sub>pdf</sub>: falling propagation delay
  - From input to falling output crossing  $V_{DD}/2$
- t<sub>pd</sub>: average propagation delay

$$- t_{pd} = (t_{pdr} + t_{pdf})/2$$

- **t**<sub>r</sub>: rise time
  - From output crossing 0.2  $V_{DD}$  to 0.8  $V_{DD}$
- **t**<sub>f</sub>: fall time
  - From output crossing 0.8  $V_{DD}$  to 0.2  $V_{DD}$


# **Delay Definitions**

- **t**<sub>cdr</sub>: rising contamination delay
  - From input to rising output crossing  $V_{DD}/2$
- **t**<sub>cdf</sub>: falling contamination delay
  - From input to falling output crossing  $V_{DD}/2$
- **t**<sub>cd</sub>: average contamination delay

$$- t_{pd} = (t_{cdr} + t_{cdf})/2$$

# Simulated Inverter Delay

- Solving differential equations by hand is too hard
- SPICE simulator solves the equations numerically
  - Uses more accurate I-V models too!
- But simulations take time to write




# **Delay Estimation**


- We would like to be able to easily estimate delay
  - Not as accurate as simulation
- The step response usually looks like a 1<sup>st</sup> order RC response with a decaying exponential.
- Use RC delay models to estimate delay
  - C = total capacitance on output node
  - Use effective resistance R
  - So that  $t_{pd} = RC$
- Characterize transistors by finding their effective R
  - Depends on average current as gate switches

# RC Delay Models

- Use equivalent circuits for MOS transistors
  - Ideal switch + capacitance and ON resistance
  - Unit nMOS has resistance R, capacitance C
  - Unit pMOS has resistance 2R, capacitance C
- Capacitance proportional to width
- Resistance inversely proportional to width



 A 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).



# Elmore Delay

- ON transistors look like resistors
- Pullup or pulldown network modeled as RC ladder
- Elmore delay of RC ladder


$$t_{pd} \approx \sum_{\text{nodes } i} R_{i-to-source} C_{i}$$


$$= R_{1}C_{1} + (R_{1} + R_{2})C_{2} + \dots + (R_{1} + R_{2} + \dots + R_{N})C_{N}$$


$$\begin{array}{c} R_{1} & R_{2} & R_{3} & R_{N} \\ \hline \end{array}$$


$$\begin{array}{c} R_{1} & C_{2} & C_{3} & C_{N} \end{array}$$


 Estimate worst-case rising and falling delay of 2-input NAND driving h identical gates.

















# **Delay Components**

- Delay has two parts
  - Parasitic delay
    - 6 or 7 RC
    - Independent of load
  - Effort delay
    - 4h RC
    - Proportional to load capacitance

# **Contamination Delay**

- Best-case (contamination) delay can be substantially less than propagation delay.
- Ex: If both inputs fall simultaneously

