8085 Microprocessor Architecture

- 8-bit general purpose μp
- Capable of addressing 64 k of memory
- Has 40 pins
- Requires +5 v power supply
- Can operate with 3 MHz clock
- 8085 upward compatible
### Pins

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>X1</td>
</tr>
<tr>
<td>2</td>
<td>X2</td>
</tr>
<tr>
<td>3</td>
<td>RESET OUT</td>
</tr>
<tr>
<td>4</td>
<td>SOD</td>
</tr>
<tr>
<td>5</td>
<td>SID</td>
</tr>
<tr>
<td>6</td>
<td>TRAP</td>
</tr>
<tr>
<td>7</td>
<td>RST 7.5</td>
</tr>
<tr>
<td>8</td>
<td>RST 6.5</td>
</tr>
<tr>
<td>9</td>
<td>RST 5.5</td>
</tr>
<tr>
<td>10</td>
<td>INTR</td>
</tr>
<tr>
<td>11</td>
<td>INTA</td>
</tr>
<tr>
<td>12</td>
<td>AD0</td>
</tr>
<tr>
<td>13</td>
<td>AD1</td>
</tr>
<tr>
<td>14</td>
<td>AD2</td>
</tr>
<tr>
<td>15</td>
<td>AD3</td>
</tr>
<tr>
<td>16</td>
<td>AD4</td>
</tr>
<tr>
<td>17</td>
<td>AD5</td>
</tr>
<tr>
<td>18</td>
<td>AD6</td>
</tr>
<tr>
<td>19</td>
<td>AD7</td>
</tr>
<tr>
<td>20</td>
<td>VSS</td>
</tr>
<tr>
<td>21</td>
<td>VCC</td>
</tr>
<tr>
<td>22</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td></td>
</tr>
<tr>
<td>31</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td></td>
</tr>
<tr>
<td>33</td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>8085A</td>
</tr>
<tr>
<td>35</td>
<td>8085A</td>
</tr>
<tr>
<td>36</td>
<td></td>
</tr>
<tr>
<td>37</td>
<td></td>
</tr>
<tr>
<td>38</td>
<td></td>
</tr>
<tr>
<td>39</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td></td>
</tr>
</tbody>
</table>

### Power Supply
- +5 V

### Frequency Generator
- Connected to those pins

### Input/Output/Memory
- Read
- Write
- Address latch enable
- Address bus
• System Bus – wires connecting memory & I/O to microprocessor
  – Address Bus
    • Unidirectional
    • Identifying peripheral or memory location
  – Data Bus
    • Bidirectional
    • Transferring data
  – Control Bus
    • Synchronization signals
    • Timing signals
    • Control signal
Architecture of Intel 8085 Microprocessor
Intel 8085 Microprocessor

- **Control unit**: control microprocessor operations.
- **ALU**: performs data processing function.
- ** Registers**: provide storage internal to CPU.
- **Interrupts**
- **Internal data bus**
The ALU

- In addition to the arithmetic & logic circuits, the ALU includes the accumulator, which is part of every arithmetic & logic operation.

- Also, the ALU includes a temporary register used for holding data temporarily during the execution of the operation. This temporary register is not accessible by the programmer.
• Registers
  – General Purpose Registers
    • B, C, D, E, H & L (8 bit registers)
    • Can be used singly
    • Or can be used as 16 bit register pairs
      – BC, DE, HL
    • H & L can be used as a data pointer (holds memory address)
  – Special Purpose Registers
    • Accumulator (8 bit register)
      – Store 8 bit data
      – Store the result of an operation
      – Store 8 bit data during I/O transfer
- **Flag Register**
  - 8 bit register – shows the status of the microprocessor before/after an operation
  - $S$ (sign flag), $Z$ (zero flag), $AC$ (auxillary carry flag), $P$ (parity flag) & $CY$ (carry flag)

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>$S$</td>
<td>$Z$</td>
<td>$X$</td>
<td>$AC$</td>
<td>$X$</td>
<td>$P$</td>
<td>$X$</td>
<td>$CY$</td>
</tr>
</tbody>
</table>

- **Sign Flag**
  - Used for indicating the sign of the data in the accumulator
  - The sign flag is set if negative ($1$ – negative)
  - The sign flag is reset if positive ($0$ – positive)
- **Zero Flag**
  - Is set if result obtained after an operation is 0
  - Is set following an increment or decrement operation of that register

```
10110011
+  01001101
-------
 1  00000000
```

- **Carry Flag**
  - Is set if there is a carry or borrow from arithmetic operation

```
1011 0101
 1011 0101
+ 0110 1100  - 1100 1100
------- -------
 Carry 1 0010 0001 Borrow 1 1110 1001
```
• **Auxillary Carry Flag**
  – Is set if there is a carry out of bit 3

• **Parity Flag**
  – Is set if parity is even
  – Is cleared if parity is odd
The Internal Architecture

- We have already discussed the general purpose registers, the Accumulator, and the flags.

- The Program Counter (PC)
  - This is a register that is used to control the sequencing of the execution of instructions.
  - This register always holds the address of the next instruction.
  - Since it holds an address, it must be 16 bits wide.
The Internal Architecture

• The Stack pointer
  – The stack pointer is also a 16-bit register that is used to point into memory.
  – The memory this register points to is a special area called the stack.
  – The stack is an area of memory used to hold data that will be retrieved soon.
  – The stack is usually accessed in a Last In First Out (LIFO) fashion.
Non Programmable Registers

- **Instruction Register & Decoder**
  - Instruction is stored in IR after fetched by processor
  - Decoder decodes instruction in IR

Internal Clock generator

- 3.125 MHz internally
- 6.25 MHz externally
The Address and Data Busses

- The address bus has 8 signal lines \( A_8 - A_{15} \) which are \textit{unidirectional}.
- The other 8 address bits are \textit{multiplexed} (time shared) \textit{with the 8 data bits}.
  - So, the bits \( AD_0 - AD_{7} \) are \textit{bi-directional} and serve as \( A_0 - A_{7} \) and \( D_0 - D_{7} \) at the same time.
  - During the execution of the instruction, these lines carry the address bits during the early part, then during the late parts of the execution, they carry the 8 data bits.
  - In order to separate the address from the data, we can use a latch to save the value before the function of the bits changes.
Demultiplexing AD7-AD0

– From the above description, it becomes obvious that the AD7–AD0 lines are serving a dual purpose and that they need to be demultiplexed to get all the information.

– The high order bits of the address remain on the bus for three clock periods. However, the low order bits remain for only one clock period and they would be lost if they are not saved externally. Also, notice that the low order bits of the address disappear when they are needed most.

– To make sure we have the entire address for the full three clock cycles, we will use an external latch to save the value of AD7–AD0 when it is carrying the address bits. We use the ALE signal to enable this latch.
Demultiplexing AD7-AD0

Given that ALE operates as a pulse during T1, we will be able to latch the address. Then when ALE goes low, the address is saved and the AD7–AD0 lines can be used for their purpose as the bi-directional data lines.
Demultiplexing the Bus AD<sub>7</sub> – AD<sub>0</sub>

- The high order address is placed on the address bus and held for 3 clk periods,
- The low order address is lost after the first clk period, this address needs to be held however we need to use latch
- The address AD<sub>7</sub> – AD<sub>0</sub> is connected as inputs to the latch 74LS373.
- The ALE signal is connected to the enable (G) pin of the latch and the OC – Output control – of the latch is grounded
The Overall Picture

- Putting all of the concepts together, we get: