Home
:: Subject Information
Home
HOD's Desk
Faculty
Syllabus
Academic Calendar
Learning Process
Time Table
Subject Information
Lab Manuals
Events & Seminars
Achievers
Results
Higher Studies
Placements
Glimpse of Department
Paper Presentation
Paper Publication
PEOs and POs
Photogallery
Subject Information
III Sem
Switching Theory & Logic Design
Unit 1
Digital System & Binary Numbers
PDF :
9 KB
Signed Binary numbers & Binary codes
PDF :
9 KB
Gate Level minimization
PDF :
9 KB
NAND & NOR implementation
PDF :
9 KB
Quine Mc-Clusky method
PDF :
9 KB
Unit 2
combinational Logic
PDF :
9 KB
Binary Adder-Subtractor
PDF :
9 KB
Magnitude comparator, Decoders, Encoders
PDF :
9 KB
Multiplexers
PDF :
9 KB
Demultiplexers
PDF :
9 KB
Unit 3
Synchronous Sequential Logic
PDF :
9 KB
Analysis of clocked sequential circuits
PDF :
9 KB
Asynchronous Sequential Logic
PDF :
9 KB
Circuits With Latches
PDF :
9 KB
Reduction of State and Flow Tables
PDF :
9 KB
Hazards & Design Example
PDF :
9 KB
Unit 4
Introduction to Registers Shift Registers
PDF :
9 KB
Synchronous Counters, ripple counter & other counters
PDF :
9 KB
Asynchronous Counters
PDF :
9 KB
Memory & Programmable Devices
PDF :
9 KB
Read-Only Memory, Programmable Devices
PDF :
9 KB
Top of Page
site designed and developed by
Xentaqsys Technologies
Website optimised for Internet Explorer 5.0 above and 1024 *768 monitor resolution
© 2005-09 Dronacharya College of Engineering, All rights reserved
