Home
:: Subject Information
Home
HOD's Desk
Faculty
Syllabus
Academic Calendar
Learning Process
Time Table
Subject Information
Lab Manuals
Events & Seminars
Achievers
Results
Higher Studies
Placements
Glimpse of Department
Paper Presentation
Paper Publication
PEOs and POs
Photogallery
Subject Information
VII Sem
VLSI Design
Unit 1
VLSI Design
PDF :
9 KB
Design Hierarchy, Regularity, Modularity & locality
PDF :
9 KB
IC Fabrication Process Steps
PDF :
9 KB
MOS Inverter
PDF :
9 KB
Design Rules & Stick Diagram
PDF :
9 KB
The MOS Transistor
PDF :
9 KB
Current Voltage Characterstics
PDF :
9 KB
MOSFET Scaling
PDF :
9 KB
Unit 2
MOS Inverters
PDF :
9 KB
NMOS Inverter w/ Saturated Enhancement Load
PDF :
9 KB
CMOS Logic
PDF :
9 KB
Propagation Delay, Tp
PDF :
9 KB
DC Response
PDF :
9 KB
CMOS Design With Delay Constraints
PDF :
9 KB
Unit 3
Combinational MOS Logic Circuits
PDF :
9 KB
Introduction to CMOS Logic Circuits
PDF :
9 KB
CMOS Logic Structures
PDF :
9 KB
Sequential MOS Logic Circuits
PDF :
9 KB
Introduction
PDF :
9 KB
SR LATCH
PDF :
9 KB
D LATCH
PDF :
9 KB
Unit 4
Dynamic logic circuits
PDF :
9 KB
Synchronous Dynamic Circuit Techniques
PDF :
9 KB
Dynamic CMOS Circuits
PDF :
9 KB
Domino CMOS logic
PDF :
9 KB
Semiconductor memories
PDF :
9 KB
DRAM
PDF :
9 KB
ROM
PDF :
9 KB
Unit 5
Low – Power CMOS Logic Circuits
PDF :
9 KB
Low – Power Design through voltage scaling
PDF :
9 KB
Estimation and Optimization of Switching Activity
PDF :
9 KB
Reduction of Switched Capacitance
PDF :
9 KB
Design for Testability
PDF :
9 KB
Controllability and Observability
PDF :
9 KB
Ad Hoc Testable Design Techniques
PDF :
9 KB
Scan-Based Techniques
PDF :
9 KB
Top of Page
site designed and developed by
Xentaqsys Technologies
Website optimised for Internet Explorer 5.0 above and 1024 *768 monitor resolution
© 2005-09 Dronacharya College of Engineering, All rights reserved
